“In response to market needs for more sophisticated integration processes for combining materials with different coefficients of thermal expansion, we have developed a revolutionary process technology ...

The Chinese module maker and the Australian National University utilized phosphorus diffusion gettering and another defect mitigation strategy to improve the quality of n-type wafers. The proposed ...

Power consumption is a crucial consideration for all types of electronics. As critical power components used in a wide range of electronic products, power MOSFET and other types of power semiconductor ...

A technical paper titled “Review of virtual wafer process modeling and metrology for advanced technology development” was published by researchers at Coventor Inc., Lam Research. “Semiconductor logic ...

In an update to its International Technology Roadmap for Photovoltaics, German engineering association the VDMA notes standardization of wafer size is a topic of great interest to the country’s PV ...

Extensive Array of Back-End and Advanced Packaging Wet Wafer Process Equipment Leverages ACM’s Experience to Address Emerging Requirements for Wafer-Level Packaging FREMONT, Calif., Oct. 15, 2020 ...

BEDFORD, Mass. & SEOUL, South Korea--(BUSINESS WIRE)--Silicon wafer manufacturer 1366 Technologies together with its strategic partners, Hanwha Q CELLS Malaysia Sdn. Bhd. and parent company Hanwha Q ...

Share on Facebook (opens in a new window) Share on X (opens in a new window) Share on Reddit (opens in a new window) Share on Hacker News (opens in a new window) Share on Flipboard (opens in a new ...

SINGAPORE--A new consortium has been established to advance the country's next-generation 300mm wafer manufacturing capabilities, by focusing on a technology for three-dimensional integrated circuits ...

NexWafe’s EpiNex solar wafers achieved 24.4% efficiency on a commercial M6 heterojunction (HJT) cell line, for the first time delivering performance parity with conventional CZ wafers. Modules made ...

One of the main challenges in developing semiconductor chip technology is making electronic components smaller and more effective. This difficulty is most noticeable in lithography, which is the ...

Concept of mask/wafer co-optimization by moving the shot with mask and wafer double simulation to minimize wafer error. VSB shot configurations and its corresponding ...